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 Focus is not the formalisms but on what to expect 
from timing analysis 
Timing analysis 
in the 
automotive 
domain
Beware of 
formal models 
Can timing-
accurate 
simulation 
provide 
required 
guarantees ? 
Software has become the key to innovation
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 Software grows exponentially 
 complex new technologies are introduced
 Pace of innovation 
How (formal) timing analysis can keep up?  
Software is disrupting complete 
industries
Every company has to learn to 
become a software company
Model-Driven Development  is certainly 
a powerful enabler but ..   
Still lacks 
 Timing-augmented design flow
 Timing equivalent execution 
between model and run-time
 Automation features: “state the 
what, not the how” + “correct 
by construct” 
Hundreds of timing constraints
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Stimulus Response
Figure from [17]
Involves hardware, software, networks, gateways, runtime 
environment  (OS, Middleware, hypervisors)
Multi-source SW and HW
Responsiveness
Freshness of data
Jitters
 Synchronicity 
 … 
What makes things hard in automotive
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Technologies: numerous, complex and not 
conceived with verifiability as a requirement
 # of networks, complexity of Autosar (>150 doc) 
with limited support for timing specification, 
multi-core ECUs, GPU computing for ADAS, etc 
 # of functional domains, buses, gateways, 
ECUs, size of code, tasks, wiring, number of 
variants, etc
Development process
 Limited regulatory constraints
 No  “culture” of verification 
 Traceability of timing constraints!
 Time, costs & resource utilization constraints 
 Most developments are not done in-house 
 Carry-over / Vehicle Family Management Wiring harness
Autosar Basic Software
Verification along the dev. cycle
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Simulation 
 Worst-Case Execution 
Time analysis
 Worst-Case Response 
time analysis: ECU, 
bus, system-level
 Probabilistic analysis 
(academia)
 Integration tests
 Execution time 
measurements
 Off-line trace 
analysis
 Smart monitoring 
tools
Testing
“Project” “Real”“Early stage”
Technological
& design choices 
Configuration & 
optimization
Refine and validate 
models & impact 
of non-conformance 
Formal verification
 Functional simulation
 Timing -accurate
simulation of ECU, 
bus, system-level
 Hardware in the 
loop, software-in-
the-loop, processor 
in-the-loop, etc
Zoom on Worst-Case Response Times  
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Simulation 
 Worst-Case Execution 
Time analysis
 Worst-Case Response 
time analysis: ECU, 
networks, system-level
TestingFormal verification
WCRT: formalisms 
mature enough to 
derive usable 
bounds … if system 
complexity is 
“reasonable”
Illustration: Network Calculus Ethernet analysis
vs Lower-bounds [1]
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Worst-Case Traversal Times 
(upper bound)
Unfavorable scenario 
(lower bound)
Average difference is 4.7% (up to 35%) – WCTT are accurate here 
because modeled system is simple and easily amenable to analysis
The actual true worst-case is between the two curves
[RTaW-Pegase screenshot]
Zoom on Worst-Case Response Times  
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Simulation 
 Worst-Case Execution 
Time analysis
 Worst-Case Response 
time analysis: ECU, 
networks, system-level
TestingFormal verification
Requires knowledge of
 All activities: tasks, runnables, frames, 
signals
 Software code to derive execution times
 Complete embedded architecture with all 
scheduling & configuration parameters 
for buses and ECUs
Conservative assumptions possible with high 
resource utilization in automotive ?! 
Accurate model  verification
Approximate model debugging, but 
usually unpredictably unsafe f r verification
Models cannot replace testing
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Priority inversion here because frames 
are not queued in the order of priority
Check comm. stack implementation, periods, offsets, jitters, model 
for aperiodic traffic and transmission errors, clock drifts, etc .. 
Ex: CAN 
communication 
traces
[RTaW-TraceInspector screenshot]
Question: How do we know (formal) timing 
analysis models are trustworthy ?!
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? 


What do we have at hand
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 Are the models published ? Usually no
 Is the source code of the tool available? No
Do we have qualification ?  No
 Are there public benchmarks on which validate the results? No
 Limited number of end-users and cost-pressure ? Yes
 Complexity of the models and implementations? High
 Can we prove the correctness of the analysis results ? Not yet –
step in that direction [2] for Network-Calculus analyses
Good practice - several techniques and 
several tools for cross-validation 
Black-box
tools
Examples of cross-validations
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 Comparing simulation and analysis results
 Validating a simulator using real communication/execution  
traces: e.g., comparing inter-arrival times distributions
 Re-simulating worst-case situation from schedulability analysis
 Validating  schedulability analysis against lower-bounds: e.g., 
validating Network-Calculus AFDX analysis with unfavorable 
scenarios from [3]
 Cross-validating schedulability analysis by comparing different 
formalisms / tools: e.g. network-calculus VS event-streams VS 
trajectory approach
 …
Validating timing accurate simulation models is 
much easier than schedulability analysis tools
Complex analytic models is a dead-end
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Ex: Towards realistic Controller 
Area Network Analyses 
 Non-prioritized waiting 
queues 
 Non-abortable
transmission requests
 Not enough transmission 
buffers
 Delays in refilling the 
buffers
 Delay data production / 
transmission request
 Segmented messages
 Autosar mixed-
transmission requests
 Aperiodic traffic
 Transmission errors
 Gatewayed traffic
 … 
Subset of the 50+ papers [14]
 Not everything covered, no complete integration 
 Many analyses too pessimistic to be usable
 Precise analyses are often intractable and error 
prone
If formal analysis is needed, systems 
must be conceived accordingly
Timing-accurate simulation of embedded architectures
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Ethernet Gateway
Functional 
model
Today: timing accurate 
simulation /analysis of complete 
heterogeneous embedded 
architectures
 Speedup > 10 
Suited up to (1-10-6) quantiles
Tomorrow: system-level 
simulation with models of the 
functional behavior
High-level 
protocol 
layer
Application 
software
[RTaW-Pegase screenshot]
CPAL language [6]
www.designcps.com
Timing analysis: Some/IP SD [7,8]
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SOME/IP SD: service discovery for automotive Ethernet  
Objective: find the right tradeoff between subscription 
latency  and  SOME/IP SD overhead 
Max analysis
4.005ms
Max simulation 
3.98ms
Subscription
latency
for a client 
 Simulation complementary to worst-case analysis 
 2 steps: coarse grained models, then coupling with timing-
accurate network simulator 
 Same CPAL models could be used to implement testbeds
Simulation for .. safety-critical systems ?!
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Know what to expect from simulation – typically:
 Worst-case behaviors are out of reach but extremely rare events 
(e.g., Pr << 10-6 - see[1])
 Able to provide guarantees for events up Pr < 10-6 in a few hours
 Coarse-grained lower-bounds analysis to cross-validate
Sound simulation methodology
 Q1: is a single run enough ?
 Q2: can we run simulation in parallel and aggregate results ?
 Q3: simulation length ?
 Q4: correlations between “feared events” ?
IMO: if system can be made robust to rare (quantified) 
deadline misses, then designing with simulation is more 
effective in terms of resource usage  
Simulation for .. safety-critical systems ?!
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Know what to expect from simulation – typically:
 Worst-case behaviors are out of reach but typically extremely 
rare events (e.g., Pr << 10-6)
 Able to provide guarantees for events up Pr < 10-6 in a few hours
 Coarse-grained lower-bounds analysis to cross-validate
Simulation methodology
 Q1: is a single run enough ?
 Q2: can we run simulation in parallel and aggregate results ?
 Q3: simulation length ?
 Q4: correlations between “feared events” ?
Tool support should help here: 
Right : numbers in gray should not be trusted
Left : deriv  simulation time wrt target quantile
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Timing-Augmented Model Driven Development
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Solution: injecting delays in the 
simulation - but how to do that 
early stage without knowledge 
of complete configuration ? 
Ongoing work [6,18]:
1. Designer defines timing-acceptable 
solution in terms of significant events: 
order & quantified relationships btw them
2. Derive QoS needed from the runtime 
systems: CPU, comm. latencies
3. Resource reservation & QoS ensured at 
run-time
 Functional integration fails if control engineering assumptions not 
met at run-time: sampling jitters, varying response times, etc
 Body of efficient formalisms & tools but
• models and their assumptions should be questioned by 
end-users
• cross-validation is a must
 Ahead of us: 
• lower-bounds with search intensive techniques
• better practices: validation benchmarks & proofs of 
result correctness   
• Mixed-criticality (MC) timing analyses for MC constraints
 Formal timing models cannot be safely used in systems that 
have not been conceived for timing analyzability  input 
for upcoming standards
Key takeaways (1/2)
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 Timing-accurate simulation is well suited to 
automotive systems that can tolerate deadline misses 
with a controlled risk
 Today: timing accurate simulation of complete 
heterogeneous automotive communication 
architectures
 Tomorrow: system-level simulation with models of 
the functional behavior
 Formal methods most useful if 1) automated 2) 
integrated with standard development environments 
 need for timing-augmented MDD with correct by 
construct system synthesis
Key takeaways (2/2)
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